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pixel units. The limit on s for a valid re-
sult is given by s ≤ wh.
The output of the algorithm is char-
acterized by, and can be described
completely in terms of, several para-
meters that are illustrated by the ex-
ample shown in the figure. The seg-
ments are arranged in r rows. A top
region of the rectangle contains seg-
ments arranged in c columns. A possi-
ble bottom region contains segments
arranged in c + 1 columns. The top re-
gion has height h t and contains r t rows
of segments. The first rt0 rows of seg-
ments in the top region have height yt;
the remaining rows (if any) in the top
region have height yt + 1. The first ct0
columns in the top region have width
xt; any remaining columns in the top
region have width xt + 1. Similarly, the
first rb0 rows in the bottom region have
height yb, and the remaining rows in
the bottom region have height yb + 1,
while the first cb0 columns in the bot-
tom region have width xb and the re-
maining columns in the bottom region
have width xb + 1.
The steps of the algorithm are the fol-
lowing: First, r is computed. If h > (s – 1)w
then r = s. Otherwise, r is the unique pos-
itive integer that satisfies
(r – 1)rw < hs ≤ (r + 1)rw.
Some of the other parameters are
computed as follows:
If rt < r, so that there is a bottom re-
gion, then the remaining parameters are
computed as follows:
It has been verified by straightfor-
ward algebraic analysis of these equa-
tions that the algorithm has the proper-
ties mentioned in the first paragraph.
This work was done by Matthew Klimesh
and Aaron Kiely of Caltech for NASA’s Jet
Propulsion Laboratory. Further informa-
tion is contained in a TSP (see page 1). 
This software is available for commercial
licensing. Please contact Don Hart of the Cal-
ifornia Institute of Technology at (818) 393-
3425. Refer to NPO-30479.
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A Rectangular Image of 10 by 14 pixels is partitioned into 17 segments by the algorithm described in
the text.
Digital Radar-Signal Processors Implemented in FPGAs
Processing can be performed onboard at relatively low power.
NASA’s Jet Propulsion Laboratory, Pasadena, California
High-performance digital electronic
circuits for onboard processing of re-
turn signals in an airborne precipita-
tion-measuring radar system have
been implemented in commercially
available field-programmable gate ar-
rays (FPGAs). Previously, it was stan-
dard practice to downlink the radar-re-
turn data to a ground station for
postprocessing — a costly practice that
prevents the nearly-real-time use of the
data for automated targeting. In princi-
ple, the onboard processing could be
performed by a system of about 20 per-
sonal-computer-type microprocessors;
relative to such a system, the present
FPGA-based processor is much smaller
and consumes much less power. Alter-
natively, the onboard processing could
be performed by an application-specific
integrated circuit (ASIC), but in com-
parison with an ASIC implementation,
the present FPGA implementation of-
fers the advantages of (1) greater flexi-
bility for research applications like the
present one and (2) lower cost in the
small production volumes typical of re-
search applications.
The generation and processing of
signals in the airborne precipitation-
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measuring radar system in question in-
volves the following especially notable
steps:
• The system utilizes a total of four chan-
nels — two carrier frequencies and two
polarizations at each frequency.
• The system uses pulse compression:
that is, the transmitted pulse is spread
out in time and the received echo of
the pulse is processed with a matched
filter to despread it.
• The return signal is band-limited and
digitally demodulated to a complex
baseband signal that, for each pulse,
comprises a large number of samples.
• Each complex pair of samples (de-
noted a range gate in radar termi-
nology) is associated with a numeri-
cal index that corresponds to a spe-
cific time offset from the beginning
of the radar pulse, so that each such
pair represents the energy reflected
from a specific range. This energy
and the average echo power are com-
puted.
• The phase of each range bin is com-
pared to the previous echo by com-
plex conjugate multiplication to ob-
tain the mean Doppler shift (and
hence the mean and variance of the
velocity of precipitation) of the echo
at that range.
The processing for each of the four
channels (see figure) requires >5 × 109
multiplications per second — well be-
yond the capabilities of traditional mi-
croprocessors. The design effort in-
volved the application of some
algorithmic tricks, careful planning of
the allocation of the areas on the
FPGA to the various processing func-
tions, and exploitation of the high cir-
cuit density and performance of the
commercially available FPGAs chosen
for this application. The design has
made it possible to perform all the
processing required by the radar sys-
tem on two FPGAs — each one han-
dling the data for two of the four
channels. The algorithmic tricks and
other design techniques used here
could be applied to FPGA implemen-
tations of other signal-processing sys-
tems in other applications in radar,
general imaging, and communica-
tions.
This work was done by Andrew Berkun
and Ray Andraka of Caltech for NASA’s Jet
Propulsion Laboratory. Further informa-
tion is contained in a TSP (see page 1). 
NPO-30517
The Signal-Processing Functions of one of the four channels require 5 × 109 multiplications per second.
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